## Features

- Temperature ranges
- Industrial: $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
a Automotive-E: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
■ Pin and function compatible with CY7C199C
■ High speed
$\square \mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$ (Industrial)
- Low active power
- $\mathrm{I}_{\mathrm{CC}}=80 \mathrm{~mA}$ at 10 ns
- Low CMOS standby power
$\square \mathrm{I}_{\mathrm{SB} 2}=3 \mathrm{~mA}$
- 2.0V Data Retention
- Automatic power down when deselected

■ CMOS for optimum speed/power

- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{OE}}$ features
- Available in Pb-free 28-pin 300-Mil wide Molded SOJ, 28-pin 300-Mil wide SOIC and 28-pin TSOP I packages


## Functional Description

The CY7C199D is a high performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $\overline{\mathrm{CE}}$ ), an active LOW Output Enable ( $\overline{\mathrm{OE}}$ ) and tri-state drivers. This device has an automatic power down feature, reducing the power consumption when deselected. The input and output pins $\left(\mathrm{IO}_{0}\right.$ through $\left.\mathrm{IO}_{7}\right)$ are placed in a high impedance state when the device is deselected ( $\overline{\mathrm{CE}}$ HIGH), the outputs are disabled ( $\overline{\mathrm{OE}}$ HIGH), or during a write operation ( $\overline{\mathrm{CE}}$ LOW and $\overline{\mathrm{WE}}$ LOW).

Write to the device by taking Chip Enable ( $\overline{\mathrm{CE}})$ and Write Enable $(\overline{\mathrm{WE}})$ inputs LOW. Data on the eight IO pins $\left(\mathrm{IO}_{0}\right.$ through $\left.\mathrm{IO}_{7}\right)$ is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{14}$ ).
Read from the device by taking Chip Enable ( $\overline{\mathrm{CE}}$ ) and Output Enable ( $\overline{\mathrm{OE}}$ ) LOW while forcing Write Enable ( $\overline{\mathrm{WE}}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins appears on the IO pins.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.

## Logic Block Diagram



## Pin Configuration

Figure 1. 28-Pin SOJ (Top View)

| $\bigcirc$ |  |  |
| :---: | :---: | :---: |
| $\mathrm{A}_{5}-1$ | 28 | $\square \mathrm{V}_{\mathrm{cc}}$ |
| $\mathrm{A}_{6}-2$ | 27 | $\square \overline{\mathrm{WE}}$ |
| $\mathrm{A}_{7} \square 3$ | 26 | $\mathrm{A}_{4}$ |
| $\mathrm{A}_{8}-4$ | 25 | $\mathrm{A}_{3}$ |
| $\mathrm{A}_{9} \square 5$ | 24 | $A_{2}$ |
| $\mathrm{A}_{10}-6$ | 23 | $\mathrm{A}_{1}$ |
| $\mathrm{A}_{11} \square_{7}$ | 22 | $\square \overline{\text { OE }}$ |
| $\mathrm{A}_{12} \square 8$ | 21 | $\square \mathrm{A}_{0}$ |
| $\mathrm{A}_{13} \square 9$ | 20 | $\square \overline{C E}$ |
| $\mathrm{A}_{14} \square_{10}$ | 19 | $\mathrm{IO}_{7}$ |
| $1 \mathrm{O}_{0}-11$ | 18 | $\mathrm{IO}_{6}$ |
| $\mathrm{IO}_{1} \square 12$ | 17 | $\mathrm{IO}_{5}$ |
| $\mathrm{IO}_{2}-13$ | 16 | $\mathrm{IO}_{4}$ |
| GND $\square 14$ | 15 | $\square \mathrm{IO}_{3}$ |

Figure 2. 28-Pin SOIC (Top View)


Figure 3. 28-Pin TSOP I (Top View)

## Selection Guide

| Description | $\mathbf{- 1 0}$ (Industrial) | $\mathbf{- 2 5 ~ ( A u t o m o t i v e ) ~}^{[1]}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 10 | 25 | ns |
| Maximum Operating Current | 80 | 63 | mA |
| Maximum CMOS Standby Current | 3 | 15 | mA |

Note:

1. Automotive product information is preliminary

## Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}{ }^{[2]} \ldots .-0.5 \mathrm{~V}$ to +6.0 V
DC Voltage Applied to Outputs
in High Z State ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC Input Voltage ${ }^{[2]}$ $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{Cc}}+0.5 \mathrm{~V}$

Output Current into Outputs (LOW)
Static Discharge Voltage $>2,001 \mathrm{~V}$ (per MIL-STD-883, Method 3015) Latch-up Current > 200 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ | Speed |
| :---: | :---: | :---: | :---: |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 10 ns |
| Automotive-E | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ | 25 ns |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description | Test Conditions |  | 7C199D-10 |  | 7C199D-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage ${ }^{[2]}$ |  |  | 2.2 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | 2.2 | $\mathrm{V}_{\mathrm{cc}}+0.5$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | +1 | -5 | +5 | $\mu \mathrm{A}$ |
| IOz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{O}} \leq \mathrm{V}_{\mathrm{Cc}}$, Output Disabled |  | -1 | +1 | -5 | +5 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICc }}$ | $\mathrm{V}_{\mathrm{CC}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max}, \\ & \mathrm{l}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{max}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ | 100 MHz |  | 80 |  | - | mA |
|  |  |  | 83 MHz |  | 72 |  | - | mA |
|  |  |  | 66 MHz |  | 58 |  | - | mA |
|  |  |  | 40 MHz |  | 37 |  | 63 | mA |
| ${ }^{\text {SB1 }}$ | Automatic CE Power down CurrentTTL Inputs | $\begin{aligned} & \operatorname{Max} V_{C C}, \overline{C E} \geq V_{\text {IH }}, \\ & V_{I N} \geq V_{I H} \text { or } V_{I N} \leq V_{I L}, f=f_{\max } \end{aligned}$ |  |  | 10 |  | 50 | mA |
| ${ }^{\text {SB2 }}$ | Automatic CE <br> Power down Current- <br> CMOS Inputs | $\begin{aligned} & \operatorname{Max}_{V_{C C}}, \overline{C E} \geq V_{C C}-0.3 V \\ & V_{\text {IN }} \geq V_{C C}-0.3 V \text { or } V_{I N} \leq 0.3 V, \\ & f=0 \end{aligned}$ |  |  | 3 |  | 15 | mA |

[^0]
## Capacitance ${ }^{[3]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 8 | pF |

## Thermal Resistance ${ }^{[3]}$

| Parameter | Description | Test Conditions | SOJ | TSOP I | SOIC | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\Theta_{\text {JA }}$ | Thermal Resistance <br> (Junction to Ambient) | Still Air, soldered on a 3 $\times 4.5$ inch, <br> four-layer printed circuit board | 59.16 | 54.65 | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  |  | 40.84 | 21.49 | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Theta_{\text {JC }}$ | Thermal Resistance <br> (Junction to Case) |  |  |  |  |  |

## AC Test Loads and Waveforms ${ }^{[4]}$



High Z characteristics:

(c)

Notes:
3. Tested initially and after any design or process changes that may affect these parameters.
4. AC characteristics (except High Z) are tested using the load conditions shown in Figure (a). High Z characteristics are tested for all speeds using the test load shown in Figure (c)

Switching Characteristics (Over the Operating Range) ${ }^{[5]}$

| Parameter | Description | 7C199D-10 |  | 7C199D-25 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[6] }}$ | $\mathrm{V}_{\mathrm{CC}}$ (typical) to the first access | 100 |  | 100 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 10 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 25 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 10 |  | 25 | ns |
| $t_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 10 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[7]}$ | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[7,8]}$ | $\overline{\text { OE HIGH to High Z }}$ |  | 5 |  | 11 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[7]}$ | $\overline{\text { CE LOW to Low } \mathrm{Z}}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}{ }^{[7,8]}$ | $\overline{\text { CE }}$ HIGH to High Z |  | 5 |  | 11 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{\text {[9] }}$ | $\overline{\mathrm{CE}}$ LOW to Power up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[9]}$ | $\overline{\mathrm{CE}}$ HIGH to Power down |  | 10 |  | 25 | ns |

Write Cycle ${ }^{[10,11]}$

| $t_{\text {wc }}$ | Write Cycle Time | 10 |  | 25 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {SCE }}$ | $\overline{C E}$ LOW to Write End | 7 |  | 18 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Setup to Write End | 7 |  | 18 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Setup to Write Start | 0 |  | 0 |  | ns |
| $t_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | 18 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup to Write End | 6 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {HZWE }}{ }^{[7]}$ | $\overline{\text { WE L }}$ LOW to High Z |  | 5 |  | 11 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[7,8]}$ | $\overline{\text { WE }}$ HIGH to Low $Z$ | 3 |  | 3 |  | ns |

## Notes:

5. Test conditions assume signal transition time of 3 ns or less for all speeds, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{O}} \mathrm{I}_{\mathrm{OH}}$ and $30-\mathrm{pF}$ load capacitance.
6. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply should be at typical $\mathrm{V}_{\mathrm{CC}}$ values until the first memory access can be performed.
7. At any given temperature and voltage condition, $t_{H Z C E}$ is less than $t_{L Z C E}, t_{H Z O E}$ is less than $t_{L Z O E}$, and $t_{H Z W E}$ is less than $t_{L Z W E}$ for any given device.

8. This parameter is guaranteed by design and is not tested.
9. The internal write time of the memory is defined by the overlap of $\overline{C E}$ LOW and $\overline{W E}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ controlled, $\overline{\mathrm{OE}} \mathrm{LOW}$ ) is the sum of $\mathrm{t}_{\mathrm{HZWE}}$ and $\mathrm{t}_{\mathrm{SD}}$.

Data Retention Characteristics (Over the Operating Range)

| Parameter | Description | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\mathrm{CC}}$ for Data Retention |  |  | 2.0 |  | V |
| ${ }^{\text {ICCDR }}$ | Data Retention Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}, \overline{\mathrm{CE}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V} \end{aligned}$ | Industrial |  | 3 | mA |
|  |  |  | Automotive-E |  | 15 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[3]}$ | Chip Deselect to Data Retention Time |  |  | 0 |  | ns |
| $\mathrm{t}^{\text {[12] }}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled) ${ }^{[13,14]}$


Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[14,15]}$


Notes:
12. Full device operation requires linear $V_{C C}$ ramp from $V_{D R}$ to $V_{C C(\min )} \geq 50 \mu \mathrm{~s}$ or stable at $V_{C C(\min )} \geq 50 \mu \mathrm{~s}$.
13. Device is continuously selected. $\overline{\mathrm{OE}}, \mathrm{CE}=\mathrm{V}_{\mathrm{IL}}$.
14. $\overline{\mathrm{WE}}$ is HIGH for read cycle.
15. Address valid prior to or coincident with $\overline{\mathrm{CE}}$ transition LOW.

## Switching Waveforms (continued)

Write Cycle No. 1 ( $\overline{\mathrm{CE}}$ Controlled) ${ }^{[10,16,17]}$


Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled) ${ }^{[10,16,17]}$


Write Cycle No. 3 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[11,17]}$


Notes:
16. Data $I O$ is high impedance if $\mathrm{OE}=\mathrm{V}_{\mathbb{I}}$.
17. If $\overline{\mathrm{CE}}$ goes HIGH simultaneously with $\overline{\mathrm{WE}}$ HIGH, the output remains in a high-impedance state.
18. During this period the IOs are in the output state and input signals should not be applied.

## Truth Table

| $\overline{\mathbf{C E}}$ | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{O E}}$ | Inputs/Outputs | Mode | Power |
| :---: | :---: | :---: | :--- | :--- | :--- |
| H | X | X | High Z | Deselect/Power down | Standby $\left(\mathrm{I}_{\mathrm{SB}}\right)$ |
| L | H | L | Data Out | Read | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | L | X | Data In | Write | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |
| L | H | H | High Z | Deselect, Output disabled | Active $\left(\mathrm{I}_{\mathrm{CC}}\right)$ |

Ordering Information

| Speed <br> (ns) | Ordering Code | Package <br> Diagram | Package Type | Operating <br> Range |
| :---: | :--- | :--- | :--- | :---: |
| 10 | CY7C199D-10VXI | $51-85031$ | 28-pin (300-Mil) Molded SOJ (Pb-Free) |  |
|  | CY7C199D-10ZXI | $51-85071$ | 28-pin TSOP Type I (Pb-free) | Industrial |
| 25 | CY7C199D-25SXE | $51-85026$ | 28-pin (300-Mil) SOIC (Pb-Free) | Automotive-E |

Please contact your local Cypress sales representative for availability of these parts

## Package Diagrams

Figure 4. 28-Pin (300-Mil) Molded SOJ

NOTE :

1. JEDEC STD REF MO088
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.006 in ( 0.152 mm ) PER SIDE
3. DIMENSIONS IN INCHES MIN.


DETAIL A
EXTERNAL LEAD DESIGN


OPTION 1


OPTION 2

Package Diagrams (continued)
Figure 5. 28-Pin (300-Mil) SOIC


Package Diagrams (continued)
Figure 6. 28-Pin Thin Small Outline Package Type 1 ( $8 \times 13.4 \mathrm{~mm}$ )


## Document History Page

Document Title: CY7C199D 256K (32K x 8) Static RAM
Document Number: 38-05471

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 201560 | SWI | See ECN | Advance Information datasheet for C9 IPP |
| *A | 233728 | RKF | See ECN | DC parameters modified as per EROS (Spec \# 01-02165) Pb-free Offering in Ordering Information |
| *B | 262950 | RKF | See ECN | Removed 28-LCC Pinout and Package Diagrams Added Data Retention Characteristics table Added Tpower Spec in Switching Characteristics table Shaded Ordering Information |
| *C | 307594 | RKF | See ECN | Reduced Speed bins to -10, -12 and -15 ns |
| *D | 820660 | VKN | See ECN | Converted from Preliminary to Final <br> Removed 12 ns and 15 ns speed bin <br> Removed Commercial Operating range <br> Removed "L" part <br> Removed 28 -pin PDIP and 28-pin SOIC package <br> Changed Overshoot spec from $\mathrm{V}_{\mathrm{Cc}}+2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ in footnote \#2 <br> Changed $\mathrm{I}_{\mathrm{CC}}$ spec from 60 mA to 80 mA for 100 MHz speed bin Added $\mathrm{I}_{\mathrm{Cc}}$ specs for $83 \mathrm{MHz}, 66 \mathrm{MHz}$ and 40 MHz speed bins <br> Updated Thermal Resistance table <br> Updated Ordering Information Table |
| *E | 2745093 | VKN | See ECN | Included 28-Pin SOIC package <br> Changed $\mathrm{V}_{1 \mathrm{H}}$ level from 2.0 V to 2.2 V <br> For Industrial grade, changed $t_{S D}$ from 5 ns to 6 ns , and $\mathrm{t}_{\mathrm{HZWE}}$ from 6 ns to 5 ns Included Automotive-E information |

CY7C199D

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com
© Cypress Semiconductor Corporation, 2004-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.
 that the system conforms to the I2C Standard Specification as defined by Philips.
All products and company names mentioned in this document may be the trademarks of their respective holders.


[^0]:    Note:
    2. $\mathrm{V}_{\mathrm{IL}}(\mathrm{min})=-2.0 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IH}}(\max )=\mathrm{V}_{\mathrm{CC}}+1 \mathrm{~V}$ for pulse durations of less than 5 ns .

